Description: Required: Bachelor's degree requiredMinimum of 5yrs writing SystemVerilog and UVM as a primary job function Experience with verification of designs written in VHDL Experience with Linux command line workflows Experience writing TCL to control ...
10 days ago
Description: Required: Bachelor's degree requiredMinimum of 5yrs writing SystemVerilog and UVM as a primary job functionExperience with verification of designs written in VHDLExperience with Linux command line workflowsExperience writing TCL to control ...
10 days ago