... , ASIC / FPGA digital architecture and design using RTL, timing closure, verification ... in the group's ASIC / FPGA design flow. Contribute to engineering estimates ... provide technical leadership for project design teams by breaking down work ...
12 days ago