... in UVM. Experience with VIP development primarily experienced in DDR PHY ... complete verification cycle which includes development of test plan, BFM/Driver ... /Monitor/Scoreboard component development and integration in test bench ...
26 days ago
... in SoC and/or IP development. Proficient in Verilog/System Verilog ...
26 days ago