... .86hrThe work will expose the designer to a number of IP including ... leading edge SoCs in advanced digital CMOS processes.Our RTL
26 days ago
... Responsibilities:Perform RTL design of digital components in Verilog/system verilog ...
20 days ago