Description: Design Verification Engineer: Location: Sunnyvale, CA Onsite role. Strong knowledge of PCIe protocol ... preferable if independently brought up PCIe subsystem in Emulation.Basic understanding ...
19 days ago
... verification and closure of high-performance ASICs, SoCs, and custom semiconductor designs ... timing analysis, debugging violations, optimizing designs for perfor
7 days ago