Where

CAD/EDA Engineer Silicon Design/Verification Infrastructure

PDDN Inc
San Francisco Full-day Temporary

Description:

Role: CAD/EDA Engineer Silicon Design/Verification Infrastructure Location: San Francisco, CA / Seattle, WA / Santa Clara, CA Interview: Phone/Skype Job Type: Contract Minimum Qualifications: 5+ years of experience in EDA/CAD SoC/IP design and/or verification infrastructure development. Proficiency in modern Python (Python 3.x) intermediate or advanced level, demonstrated through work experience. Knowledge of ASIC/SoC design flows, SystemVerilog, and UVM. Experience in Linux-based developmen
Mar 20, 2025;   from: dice.com

Similar jobs

  • Prohires
  • San Francisco
Role: Design Verification Engineer Location: Bay Area, CA Hybrid Job Description: Key Responsibilities: * Develop and implement verification plans for complex SoC designs, with a focus on HighSpeed protocols. * Create and maintain advanced testbenche...
a month ago

Description:

Sr/Principal Electrical Engineer with MEP Design Opportunity for Well Established Engineering Consulting Firm This Jobot Job is hosted by: Alvin Truong Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us ...
a day ago

Description:

Sr/Principal Electrical Engineer with MEP Design Opportunity for Well Established Engineering Consulting Firm This Jobot Job is hosted by: Alvin Truong Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us ...
5 days ago

Description:

Sr/Principal Electrical Engineer with MEP Design Opportunity for Well Established Engineering Consulting Firm This Jobot Job is hosted by: Alvin Truong Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us ...
25 days ago