Description: Role Title: Validation Engineer Location: Santa Clara, CA Duration: ... plans, completes functional & electrical validation, & debugs issues for memory ... plans for client processors using hardware & software validation tools, oscilloscopes, & logic ...
13 days ago
... understand tools used by ASIC engineers like Lint, CDC, STA, etc ... requirements. Collaborate with architecture and hardware teams to understand the requirements ...
5 days ago